您好,欢迎来到尚车旅游网。
搜索
您的当前位置:首页C8051F006-GQ资料

C8051F006-GQ资料

来源:尚车旅游网
元器件交易网www.cecb2b.com

C8051F006

25 MIPS, 32 kB Flash, 12-Bit ADC, 48-Pin Mixed-Signal MCU

High-Speed 8051 µC Core

Analog Peripherals

12-Bit ADC

----------

----------------

±1 LSB INL; no missing codes

Programmable throughput up to 100 ksps

8 external inputs; programmable as single-ended or differentialProgrammable amplifier gain: 16, 8, 4, 2, 1, 0.5Data-dependent windowed interrupt generatorBuilt-in temperature sensor (±3 °C)Voltage output

10 µsec settling time

16 programmable hysteresis values

Configurable to generate interrupts or reset

Pipelined instruction architecture; executes 70% of Instructions in 1 or 2 system clocks

Up to 25 MIPS throughput with 25 MHz clock

Expanded interrupt handler; up to 21 interrupt sources

2304 bytes data RAM

32 kB Flash; in-system programmable in 512-byte sectors (512 bytes are reserved)

16 port I/O; all are 5 V tolerant

Hardware SMBus™ (I2C™ compatible), SPI™, and UART serial ports available concurrently

Programmable 16-bit counter/timer array with five capture/compare modules

4 general-purpose 16-bit counter/timers

Dedicated watchdog timer; bidirectional resetInternal programmable oscillator: 2–16 MHzExternal oscillator: Crystal, RC, C, or ClockCan switch between clock sources on-the-fly48-pin TQFP (standard lead and lead-free packages)Lead-free package: C8051F006-GQStandard package: C8051F006

Memory

Two 12-Bit DACs

Digital Peripherals

Two Comparators

Internal Voltage Reference

VDD Monitor/Brown-out Detector

On-Chip JTAG Debug

------

On-chip emulation circuitry facilitates full-speed, non-intrusive, in-circuit emulation

Supports breakpoints, single stepping, watchpoints, inspect/modify memory, and registers

Superior performance to emulation systems using ICE-chips, target pods, and sockets

Fully compliant with IEEE 1149.1 specificationTypical operating current: 12.5 mA at 25 MHzMultiple power saving sleep and shutdown modes

Clock Sources

Package

Ordering Part Numbers

Supply Voltage: 2.7 to 3.6 VTemperature Range: –40 to +85 °C

VDDVDDDGNDDGNDDGNDDGNDAV+AV+AGNDAGNDTCKTMSTDITDORSTDigital PowerUARTSMBusSPI BusAnalog Power5-ChnlPCABoundary ScanDebug HWResetJTAGLogicVDDMonitorXTAL1XTAL2WDT8051Core32 kBFLASH256 ByteRAM2048 ByteXRAMTimers0,1,2Timer 3Port 0LatchPort 1LatchPort 2LatchCROSSBARSWITCHP0DrvP1DrvP2DrvP3DrvP0.0P0.1P0.2P0.3P0.4P0.5P0.6P0.7P1.0P1.1P1.2P1.3P1.4P1.5P1.6P1.7ExternalOscillatorCircuitInternalOscillatorSystem ClockSFR BusPort 3LatchVREFDAC1VREFDAC1(12-Bit)DAC0(12-Bit)DAC0AIN0.0AIN0.1AIN0.2AIN0.3AIN0.4AIN0.5AIN0.6AIN0.7CP0+CP0-CP1+CP1-AMUXProgGainADC100 ksps(12-Bit)TEMPSENSORCP0CP1Precision Mixed SignalCopyright © 2005 by Silicon Laboratories5.5.2005

元器件交易网www.cecb2b.com

25 MIPS, 32 kB Flash, 12-Bit ADC, 48-Pin Mixed-Signal MCU

Selected Electrical Specifications

(TA = –40 to +85 C°, VDD = 2.7 V unless otherwise specified)

PARAMETER CONDITIONS MIN TYP MAX UNITS GLOBAL CHARACTERISTICS Analog Supply Voltage 2.7 3.6 V Analog Supply Current Internal REF, ADC, DAC, Comparators all 0.8 mA active Analog Supply Current with Internal REF, ADC, DAC, Comparators all 5 µA analog sub-systems inactive disabled Digital Supply Voltage 2.7 3.6 V Digital Supply Current with Clock = 25 MHz 12 mA CPU active Clock = 1 MHz 0.5 mA Clock = 32 kHz 20 µA Digital Supply Current Oscillator not running 2 µA (shutdown mode) VDD Data Retention Voltage RAM remains valid 1.5 V CPU & DIGITAL I/O Clock Frequency Range DC 25 MHz Port Output High Voltage IOH = –3 mA, Port I/O push-pull VDD – 0.7 V Port Output Low Voltage IOL = 8.5 mA 0.6 V Input High Voltage 0.8 x VDD V Input Low Voltage 0.2 x VDD V SMBus SCL Frequency SYSCLK = MCU system clock SYSCLK/8 MHz SPI Bus Clock Frequency SYSCLK = MCU system clock SYSCLK/2 MHz A/D CONVERTER Resolution 12 bits LSB Integral Nonlinearity ±1 LSB Differential Nonlinearity Guaranteed Monotonic ±1 Throughput Rate 100 ksps Input Voltage Range 0 VREF V D/A CONVERTERS Resolution 12 bits LSB Integral Nonlinearity Specified from Data Word 014h to FEBh ±4 LSB Differential Nonlinearity Guaranteed Monotonic ±1 Offset Error Data Word = 014h LSB ±3 Output Settling Time To ½ LSB of full-scale 10 µs Output Voltage Swing 0 VREF – 1 LSB V COMPARATORS Supply Current (each Comparator) 1.5 µA Response Time | (CP+) – (CP-) | = 100 mV 4 µs Input Voltage Range –0.25 (AV+) +0.25 V Input Bias Current –5 0.001 +5 nA Input Offset Voltage –10 +10 mV Package Information

DD1C8051F005DK Development Kit

MINNOMMAX(mm)(mm)(mm)AE1E---1.200.15A10.05A20.951.001.05b48PIN 1IDENTIFIERA20.170.220.27-----9.007.000.509.007.00-----DD11eeEAbA1E1Precision Mixed SignalCopyright © 2005 by Silicon Laboratories5.5.2005

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders

因篇幅问题不能全部显示,请点此查看更多更全内容

Copyright © 2019- sceh.cn 版权所有 湘ICP备2023017654号-4

违法及侵权请联系:TEL:199 1889 7713 E-MAIL:2724546146@qq.com

本站由北京市万商天勤律师事务所王兴未律师提供法律服务